Design of advanced digital systems requires a thorough understanding of clock management circuits. The synchronous design methodology is built on the premise of a reliable clock distribution scheme.