The Government of India has announced the launch of the Linux-compatible DHRUV64 (VEGA AS2161) dual-core 64-bit RISC-V MPU ...
Though the RISC-V Summit North America is over, you can peruse the videos of most of the keynotes and sessions here. The list is quite long, so we picked a few and included them in this space, such as ...
The RISC-V Summit North America, held on 22-23 October 2025 in Santa Clara, California, showcased the latest CPU cores featuring new vector processors, high-speed interfaces, and peripheral subsystems ...
On Wednesday, the startup disclosed plans for a complementary central processing unit leveraging the RISC-V open computing standard. The company unveiled Arbel, an enterprise-grade RISC-V core built ...
That AMD is planning a dual-die Ryzen CPU with added 3D V-Cache goodness on not just one but both CPU core tiles has been rumoured for some time. But now we have apparent further details of the chip, ...
Eindhoven, NL – Oct. 21, 2025 – Axelera AI, a provider of AI hardware acceleration technology, today announced Europa, an AI processor unit (AIPU) designed for multi-user generative AI and computer ...
Once a hyperscaler or a cloud builder gets big enough, it can afford to design custom compute engines that more precisely match its needs. It is not clear that the companies that make custom CPUs and ...
SANTA CLARA, Calif.--(BUSINESS WIRE)--Further expanding SiFive’s lead in RISC-V AI IP, the company today launched its 2nd Generation Intelligence™ family, featuring five new RISC-V-based products ...
Further expanding SiFive’s lead in RISC-V AI IP, the company today launched its 2nd Generation Intelligence™ family, featuring five new RISC-V-based products designed to accelerate AI workloads across ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback